



ECO-CHIP: <u>Estimation of Carbon Footprint</u> of <u>Chip</u>let-based Architectures for Sustainable VLSI

Chetan Choppali Sudarshan, Nikhil Matkar, Sarma Vrudhula, Sachin S. Sapatnekar, Vidya A. Chhabria

HPCA 2024



- Introduction
- Prior work
 - Architectural carbon footprint modeling (ACT)
- ECO-CHIP
 - HI Pathway to sustainability
 - Framework
 - ECO-CHIP carbon footprint models
 - Key takeaways
- Conclusion





Introduction

- Prior work
 - Architectural carbon footprint modeling (ACT)
- ECO-CHIP
 - HI Pathway to sustainability
 - Framework
 - ECO-CHIP carbon footprint models
 - Key takeaways
- Conclusion



Information and Computing Technology (ICT)

Data Center and Networks

User devices







Information and Computing Technology (ICT)

Data Center and Networks

User devices



- ICT contributes to 3-4% of the total world carbon footprint (CFP) Source : C. Freitag et al., Patterns 2021
- Need for sector-wide regulations



Information and Computing Technology (ICT)

Data Center and Networks

User devices



- ICT contributes to 3-4% of the total world carbon footprint (CFP) Source : C. Freitag et al., Patterns 2021
- Need for sector-wide regulations



Industry and government interest

PRESS RELEASE July 21, 2020

Apple commits to be 100 percent carbon neutral for its supply chain and products by 2030

Intel Vows to Reach Net-Zero Greenhouse Gas Emissions by 2040, Shaping a Greener Tech Industry

by ESG News • November 23, 2023



Share: 🛉

Industry and government interest

PRESS RELEASE July 21, 2020

U.S. Nationa

Foundation

Science

Apple commits to be 100 percent carbon neutral for its supply chain and products by 2030

Find Funding & Apply ~

Manage Your Award Y

Intel Vows to Reach Net-Zero Greenhouse Gas Emissions by 2040, Shaping a Greener Tech Industry

by ESG News • November 23, 2023

Share: f

NSF 22-060

Dear Colleague Letter: Design for Sustainability in Computing

March 15, 2022

Dear Colleagues

Environmental impacts of computing technologies extend well beyond their energy consumption and require a holistic focus on broader sustainability. Negative impacts of greenhouse gas emissions, depletion of rare earth elements, and e-waste are exacerbated by the proliferation of computing throughout society and treatment of computing systems as disposable commodities with planned obsolescence. Furthermore, environmental concerns range from the better-known carbon footprint from energy consumption (e.g., cloud) to equally important concerns of embodied carbon^[1], generation of methane, carcinogens, volatile organic compounds, and eutrophication, among others. Widespread use of compute intensive techniques (e.g., blockchain and artificial intelligence), handling and moving massive amounts of data, the rollout of next generation

Home / Funding at NSF / Funding Search / Design for Environmental Sustainability in Computing (DESC)

Design for Environmental Sustainability

Important information for proposers

in Computing (DESC)

All proposals must be submitted in accordance with the requirements specified in this funding opportunity and in the NSF <u>Proposal & Award Policies & Procedures Guide (PAPPG)</u> that is in effect.

Supports foundational research addressing the substantial environmental impacts of computing. Projects should surpass studies of energy efficiency alone, pursuing dramatic improvements to overall sustainability.

NSF Workshop on Sustainable Computing for Sustainability

NSF-WSCS 2024

🗛 April 16, 2024 - April 17, 2024, Alexandria, VA







- Embodied carbon footprint (CFP)
 - Raw material CFP
 - Design CFP
 - Manufacturing and packaging CFP
- Operational CFP
 - CFP from end-user





- Embodied carbon footprint (CFP)
 - Raw material CFP
 - Design CFP
 - Manufacturing and packaging CFP
- Operational CFP
 - CFP from end-user





- Embodied carbon footprint (CFP)
 - Raw material CFP
 - Design CFP
 - Manufacturing and packaging CFP
- Operational CFP
 - CFP from end-user





- Embodied carbon footprint (CFP)
 - Raw material CFP
 - Design CFP
 - Manufacturing and packaging CFP
- Operational CFP
 - CFP from end-user





- Embodied carbon footprint (CFP)
 - Raw material CFP
 - Design CFP
 - Manufacturing and packaging CFP
- Operational CFP
 - CFP from end-user





- Embodied carbon footprint (CFP)
 - Raw material CFP
 - Design CFP
 - Manufacturing and packaging CFP
- Operational CFP
 - CFP from end-user





- Embodied carbon footprint (CFP)
 - Raw material CFP
 - Design CFP
 - Manufacturing and packaging CFP
- Operational CFP
 - CFP from end-user





Challenges and demands



Source : Apple sustainability reports



Challenges and demands

- Efficiency optimization
 - Operational CFP drops 46%
- Rising embodied carbon
 - Embodied CFP increases 110%



Source : Apple sustainability reports



Challenges and demands

- Efficiency optimization
 - Operational CFP drops 46%
- Rising embodied carbon
 - Embodied CFP increases 110%



Source : Apple sustainability reports





Introduction

- Prior work
 - Architectural carbon footprint modeling (ACT)
- ECO-CHIP
 - HI Pathway to sustainability
 - Framework
 - ECO-CHIP CFP models
 - Key takeaways
- Conclusion



Prior work

Architectural Carbon Model Tool (ACT)

- ISCA 2022
- Carbon-aware exploration framework
- Architectural model estimating embodied carbon
- Based on industry reports



Udit Gupta, Mariam Elgamal, Gage Hills, Gu-Yeon Wei, Hsien-Hsin S. Lee, David Brooks, and Carole-Jean Wu. 2022. ACT: designing sustainable computer systems with an architectural carbon modeling tool. In Proceedings of the 49th Annual International Symposium on Computer Architecture (ISCA '22)



Prior work

Architectural Carbon Model Tool (ACT)

- ISCA 2022
- Carbon-aware exploration framework
- Architectural model estimating embodied carbon
- Based on industry reports



Udit Gupta, Mariam Elgamal, Gage Hills, Gu-Yeon Wei, Hsien-Hsin S. Lee, David Brooks, and Carole-Jean Wu. 2022. ACT: designing sustainable computer systems with an architectural carbon modeling tool. In Proceedings of the 49th Annual International Symposium on Computer Architecture (ISCA '22)



Prior work

Architectural Carbon Model Tool (ACT)

- ISCA 2022
- Carbon-aware exploration framework
- Architectural model estimating embodied carbon
- Based on industry reports





Udit Gupta, Mariam Elgamal, Gage Hills, Gu-Yeon Wei, Hsien-Hsin S. Lee, David Brooks, and Carole-Jean Wu. 2022. ACT: designing sustainable computer systems with an architectural carbon modeling tool. In Proceedings of the 49th Annual International Symposium on Computer Architecture (ISCA '22)



3R's for sustainability

- Reduce
- Reuse
- Recycle



3R's for sustainability

- Reduce
- Reuse
- Recycle





3R's for sustainability

- Reduce
- Reuse
- Recycle



Our approach



3R's for sustainability

- Reduce
- Reuse
- Recycle

















- Introduction
- Prior work
 - Architectural carbon footprint modeling (ACT)
- ECO-CHIP
 - HI Pathway to sustainability
 - Framework
 - ECO-CHIP CFP models
 - Key takeaways
- Conclusion



Heterogeneous Integration (HI)

• Large SoCs are at reticle limit



MONOLITHIC CHIP ARCHITECTURE



Heterogeneous Integration (HI)

- Large SoCs are at reticle limit
- To reduce costs and sustain Moore's law HI enables two or more dies manufactured individually and integrated into a single package



Source : Lawrence Lundy-Bryan FRSA, LinkedIn post



Heterogeneous Integration (HI)

- Large SoCs are at reticle limit
- To reduce costs and sustain Moore's law HI enables two or more dies manufactured individually and integrated into a single package
- The key enabler for heterogeneous integration are advanced packaging techniques





Sustainable Computing



Sustainable Computing

Better yield with smaller chiplets



Sustainable Computing







Sustainable Computing

Better yield with smaller chiplets























Source : Intel, Screenhacker







Source : Intel, Screenhacker





- Introduction
- Prior work
 - Architectural carbon footprint modeling (ACT)

• ECO-CHIP

- HI Pathway to sustainability
- Framework
- ECO-CHIP CFP models
- Key takeaways
- Conclusion



- Architecture parameter inputs
- Estimates embodied CFP
 - Manufacturing
 - Packaging
 - Design
- Operational CFP
- Integrate with third-party tools





- Architecture parameter inputs
- Estimates embodied CFP
 - Manufacturing
 - Packaging
 - Design
- Operational CFP
- Integrate with third-party tools





- Architecture parameter inputs
- Estimates embodied CFP
 - Manufacturing
 - Packaging
 - Design
- Operational CFP
- Integrate with third-party tools





- Architecture parameter inputs
- Estimates embodied CFP
 - Manufacturing
 - Packaging
 - Design
- Operational CFP
- Integrate with third-party tools





- Architecture parameter inputs
- Estimates embodied CFP
 - Manufacturing
 - Packaging
 - Design
- Operational CFP
- Integrate with third-party tools





Total carbon is given by the sum of operational carbon across the lifetime of the chip and the embodied carbon



C_{emb} - Embodied carbon C_{mfg} - Manufacturing carbon C_{des} - Design carbon C_{HI} - Carbon from HI (advanced packaging and area overheads)





Total carbon is given by the sum of operational carbon across the lifetime of the chip and the embodied carbon



 C_{op} - Operational carbon $C_{src,use}$ -Carbon intensity of energy source E_{use} - Energy spend during usage







- Introduction
- Prior work
 - Architectural carbon footprint modeling (ACT)
- ECO-CHIP
 - HI Pathway to sustainability
 - Framework
 - ECO-CHIP CFP models
 - Key takeaways
- Conclusion



Embodied carbon: Manufacturing

The manufacturing carbon for a die depends on its area, and amortized wasted area on the wafer



Embodied carbon: Manufacturing

The manufacturing carbon for a die depends on its area, and amortized wasted area on the wafer



Enhanced the manufacturing carbon model from ACT to include area-dependent yield and efficiency of fabrication tools



















Embodied carbon: Design carbon

Design carbon of the system is the sum of:

 N_{des} - Number of design iterations

 η_{EDA} - EDA tool productivity

- Design carbon of all chiplets amortized across the number of chiplets manufactured (design reuse)
- Design carbon of the overhead of integrating amortized across the number of systems packaged



Design for Test

(DFT) insertion Partitioning

of chip



Chip

Specification

Design entry/

Functional

RTL

synthesis



- Introduction
- Prior work
 - Architectural carbon footprint modeling (ACT)

• ECO-CHIP

- HI Pathway to sustainability
- Framework
- ECO-CHIP CFP models
- Key takeaways
- Conclusion



 Disaggregation to chiplets helps in lowering the overall CFP by 40%

Sustainable Computing

Better yields with smaller chiplets





- Disaggregation to chiplets helps in lowering the overall CFP by 40%
- Technology mix and match can help reduce overall CFP by 36%



- Disaggregation to chiplets helps in lowering the overall CFP by 40%
- Technology mix and match can help reduce overall CFP by 36%
- Amortizing the design CFP across multiple systems can reduce design CFP by 80%







- Disaggregation to chiplets helps in lowering the overall CFP by 40%
- Technology mix and match can help reduce overall CFP by 36%
- Amortizing the design CFP across multiple systems can reduce design CFP by 80%
- Edge devices
 - C_{emb} dominates, C_{op} already low
 - Disaggregation helps lower C_{emb}
- Cloud computing devices
 - Higher Cop / Cemb ratio
 - Disaggregation helps lower C_{emb}







- Introduction
- Prior work
 - Architectural carbon footprint modeling (ACT)
- ECO-CHIP
 - HI Pathway to sustainability
 - Framework
 - ECO-CHIP CFP models
 - Key takeaways
- Conclusion



Conclusion

- Key contributions
 - Develop ECO-CHIP for heterogeneous systems
 - Model yield variations across multiple technology nodes for CFP analysis
 - CFP modeling for design
 - CFP of advanced packing architecture was modeled
 - HI systems are pathways to sustainable computing
 - Moving to chiplet-based design reduced CFP by 40%
 - Can reduce up to 80% of design CFP by amortizing and increasing the reuse factor
 - Chiplet and technology space exploration can reduce the overall CFP by 36%





ECO-CHIP GitHub repository

 We have open-sourced ECO-CHIP for broader access and awareness within the research community



Scan QR code for ECO-CHIP

https://github.com/ASU-VDA-Lab/ECO-CHIP

README A BSD-3-Clause license	≔	No packages published Publish your first package	
ECO-CHIP : Estimation of Carbon Footprint of Chiplet- based Architectures for Sustainable VLSI		Contributors 2 VidyaChhabria	
[paper] Carbon footprint estimator for heterogenous chiplet-based systems. ECO-CHIP is an analysis tool that analyzes the		Languages	
operational and embodied CFP (design, manufacturing, and packaging). The tool supports the following HI and packaging architectures: RDL fanout, silicon bridge-based, passive and active interposer, and 3D integration. The tool evaluates the crucial package/assembly carbon emissions essential for HI systems, considering size, yield, and		• Python 100.0%	
assembly process. In addition, it also estimates design CFP.			

Published November 10, 2023 Version v2	Software 🕒 Open		
ECO-CHIP: Estimation of Carbon Footprint of Chiplet-based Architectures for Sustainable VLSI: HPCA 2024 Artifact Evaluation	or	91 • views • Show	9
Choppali Sudarshan, Chetan ¹ (); Matkar, Nikhil ¹ ; Vrudhula, Sarma ¹ ; Sapatnekar, Sachin ² ; Chhabria, Vidya ¹ ()	Hide affiliations		
1. RQR Arizona State University 2. RQR University of Minnesota		Version v2	Nov 10, 2023
		10.5281/zenodo.10223759	







